

CS 315-01 Project 04 Midterm

Midterm on Thursday
You can bring one page of notes (Front and back)


loads and stores

lw load word

lw to, 8(sp)

↑ ↑
offset base

$$\begin{aligned} \text{target_address} &= \text{base} + \text{offset} \\ &= \text{base} + \text{imm} \end{aligned}$$



$$\text{vint64_t imm} = \text{sign_extend}(\text{vimm}, 11)$$


vint64_t target_address;

$$\text{target_address} = \text{rsp} \rightarrow \text{regs}[\text{rs1}] + \text{imm};$$

$$\text{rsp} \rightarrow \text{regs}[\text{rd}] = *(\text{vint32_t} *) \text{target_address};$$

word

sw to, 8(sp)



uint64_t imm11_5;
uint64_t imm4_0;

uint64_t vimm;

int64_t imm = sign_extend(vimm, 11)


uint64_t target_address;

target_address = rsp + regs[rs1] + imm;

* ((uint32_t*) target_address = (uint32_t) rsp + regs[rs2]);

Cache

Direct Mapped





4 slots

$$\text{addr_word} = \text{addr} / 4$$

$$\text{slot / index} = \text{addr_word} \% (\# \text{ slots})$$
$$= \text{addr_word} \% 4$$

addr (byte)




$$\underline{\text{slot_index} = (\text{addr} \gg 2) \& 0b11;}$$

Word addr	byte. addr	bits
0	0	0000 0000 0000 0000
1	4	0000 0000 0000 0100
4	16	0000 0000 0001 0000
5	20	0000 0000 0001 0100
8	32	0000 0000 0010 0000
9	36	0000 0000 0010 0100

Cache Direct Mapped

#slots = 16




$$\text{addr_word} = \text{addr} / 4$$

$$\text{slot_index} = \text{addr_word} \% 16$$


Word addr	byte addr	bits
0	0	0000 0000 0000 0000
1	4	0000 0000 0000 0000
16	64	0000 0000 0000 0000
17	68	0000 0000 0000 0000
32	128	0000 0000 0000 0000
33	132	0000 0000 0000 0000

Instruction Cache vs Data Cache


Processor



Processor



Processor



Why?

Cache Block Size

Spatial

	tag	w ₃	w ₂	w ₁	w ₀
3					
2					
1		w ₃	w ₂	w ₁	w ₀
0					

$$\text{addr_word} = \text{addr} / 4$$

$$\text{addr_block} = \text{addr_word} / 4$$

$$\text{addr_block} = \text{addr} / 16$$



$$\text{slot_index} = \text{addr_block} \% 4$$

$$\text{addr} = 16$$

$$\text{addr_word} = 4$$

$$\text{addr_block} = 1$$

addr



$$\text{slot_index} = (\text{addr} >> 4) \& 0b11;$$

$$\text{block_index} = (\text{addr} >> 2) \& 0b11;$$

Miss

$$\begin{aligned}\text{addr_word} &= 6 \\ \text{addr} &= 24\end{aligned}$$

$$\begin{aligned}\text{rem} &= \text{addr_word} \% 4 \\ &= 6 \% 4 = 2\end{aligned}$$

$$\begin{aligned}\text{addr_word_block_start} &= \underline{\text{addr_word} - \text{rem}}; \\ &= 4\end{aligned}$$


$$\text{addr} = \text{addr_word} * 4;$$

$$\text{addr} = \underline{16}$$

$$\text{uint32_t block}[4];$$

$$\text{block}[0] = *(\text{uint32_t} *) \text{addr};$$

$$\text{block}[1] = *(\text{uint32_t} *) \text{addr} + 4;$$



word addr byte addr bits

6

24

0000 0000 0001 1000

4

16

0000 0000 0001 0000

$$\text{addr_block_start} = (\text{addr} \gg 4) \ll 4$$


$$\text{addr_block_mask} = 0\text{xFFFF FFFF FFFF } \underline{0000}$$

$$\text{addr_block_start} = \text{addr} \& \text{addr_block_mask}$$

Cache Set Associative

	way 1			way 0		
	v	tag	data	v	tag	data
1						
0						

Set index



set index set 1

Set 2

Set 0

